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Abstract
Several devices exhibiting memory effects have shown up in nonlinear circuit theory
in recent years. Among others, these circuit elements include Chua’s memristors, as
well as memcapacitors and meminductors. These and other related devices seem to
be beyond the, say, classical scope of circuit theory, which is formulated in terms of
resistors, capacitors, inductors, and voltage and current sources. We explore in this
paper the potential extent of nonlinear circuit theory by classifying such mem-devices
in terms of the variables involved in their constitutive relations and the notions of the
differential- and the state-order of a device. Within this framework, the frontier of
first order circuit theory is defined by so-called hybrid memristors, which are proposed
here to accommodate a characteristic relating all four fundamental circuit variables.
Devices with differential order two and mem-systems are discussed in less detail. We
allow for fully nonlinear characteristics in all circuit elements, arriving at a rather ex-
haustive taxonomy of C1-devices. Additionally, we extend the notion of a topologically
degenerate configuration to circuits with memcapacitors, meminductors and all types
of memristors, and characterize the differential-algebraic index of nodal models of such
circuits.
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1 Introduction
Broadly speaking, nonlinear circuit theory is concerned with the study of constrained ordi-
nary differential equations involving time and four m-dimensional variables q, ϕ, i, v (stand-
ing for charge, flux, current and voltage, respectively), with the following restrictions:
(a) the 2m differential relations q′ = i, ϕ′ = v always hold;
(b) the vectors v, i, satisfy a total amount of m linearly independent relations Bv = 0,
Di = 0 coming from Kirchhoff laws;
(c) the characteristics of devices define m additional relations among the circuit variables.
This means that nonlinear circuit models can be generally written in the form
q′ = i (1a)
ϕ′ = v (1b)
0 = f(q, ϕ, i, v, t), (1c)
where f captures Kirchhoff laws but also the constitutive relations of all circuit devices.
Aside from the different circuit topologies, reflected in the form of the loop and cutset
matrices B, D arising in item (b), the differences between circuit families come from the
devices’ characteristics referred to in (c).
In classical circuit theory, the devices’ characteristics just involve two out of the four
variables mentioned above in one of three ways, relating current and voltage in resistors
and controlled sources, charge and voltage in capacitors, and flux and current in inductors.
In general, these relations may be nonlinear and/or involve time explicitly; specifically, the
current or the voltage in independent sources is an explicit function of time. This provides a
setting which models a great variety of circuits arising in electrical and electronic engineering;
in particular, many semiconductor devices, including transistors, may be accommodated in
this framework by means of equivalent circuits including controlled sources.
Memristors. The memory-resistor or memristor is changing this picture substantially.
This device, whose existence was predicted by Leon Chua in 1971 [8] and which actually
appeared at the nanometer scale in 2008 [45], is defined by a nonlinear charge-flux rela-
tion. The potential applications of this device in the design of non-volatile memories, signal
processing, adaptive and learning systems, reconfigurable nanoelectronics, etc., might make
the memristor and related devices play a very significant role in electronics in the near
future, specially at the nanometer scale. A lot of research is focused on this topic; cf.
[2, 7, 19, 20, 22, 28, 30, 31, 32, 33, 34, 35, 36, 40, 41, 43, 44, 49, 50, 51].
Not only regarding applications, but also from a theoretical point of view this scenario
poses challenging problems. Several extensions are being developed; some remarkable ones
are related to the memristive systems of Chua and Kang [10] and the mem-devices (mem-
capacitors and meminductors) recently introduced by Di Ventra et al. [11]. Somehow, the
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fundamentals of nonlinear circuit theory are affected, since its concepts and models seem to
be moving beyond their classical limits, and several questions arise. One may wonder about
the limits to which this framework may extend, but also how to accommodate these new
devices in a comprehensive taxonomy, and which aspects should articulate such a taxonomy.
In the present paper we will try to answer some of these questions.
In this regard we will find it useful to describe the memristor (say, in a charge-controlled
setting) not by means of its flux-charge relation ϕ = φ(q) but, instead, via the differentiated
relation ϕ′ = φ′(q)q′, that is,
v =M(q)i, (2)
where M(q) = φ′(q) is the so-called memristance. The reason to do so is that, in the
description of the dynamics of memristive circuits, there is no reason to keep track of both
the flux and the charge as dynamic variables since their values are constrained by the relation
ϕ = φ(q). The memristor has order (or, to avoid terminological ambiguities, state order)
one. This means that every memristor introduces one, but not two, degree(s) of dynamic
freedom, associated with the charge q; describing the device characteristic via (2) we get rid
of the flux ϕ. A detailed discussion can be found in subsection 2.1.
Now, the key remark in our discussion is to look at (2) just as a relation involving three
out of the four variables q, ϕ, i, v (all but ϕ), regardless of its specific form; actually, as
in [41] we will work with so-called q-memristors, defined (in a time-invariant setting) by a
general, fully nonlinear characteristic of the form v = η(q, i).
The corresponding relation for ϕ-memristors is i = ζ(ϕ, v) and, in particular, the char-
acteristic of Chua’s flux-controlled memristors [8] reads as
i = W (ϕ)v, (3)
in terms of the memductance W (ϕ); the identity (3) again involves three out of the four
variables mentioned above (in this case, all but q).
Memcapacitors and meminductors. In a natural way, this makes us wonder about the
remaining relations involving the other two combinations of three variables, namely, q, ϕ, v
and q, ϕ, i. This will lead to the (voltage-controlled) memcapacitor, with a characteristic of
the form
q = Cm(ϕ)v, (4)
and the (current-controlled) meminductor, for which,
ϕ = Lm(q)i. (5)
These devices have been introduced by Di Ventra et al. in [11] and are discussed in subsection
2.2, using again more general, fully nonlinear characteristics.
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Hybrid memristors. Finally, for the sake of completeness one may think about a char-
acteristic actually involving all four variables q, ϕ, i, v. For reasons detailed later, we will
consider two different settings, defined by the fully nonlinear characteristics v = ψ(q, ϕ, i)
and i = ξ(q, ϕ, v). In particular, when these relations are linear in i and v, respectively, we
get
v =Mh(q, ϕ)i (6)
and
i = Wh(q, ϕ)v. (7)
We will call these circuit elements hybrid memristors, since their memristance and memduc-
tance involve both the charge q and the flux ϕ. These novel circuit elements, together with
their fully nonlinear variants, are introduced here for mathematical completeness, but they
also provide a natural framework to accommodate actual physical devices in which different
memory effects (namely, memristive, memcapacitive and/or meminductive features) coexist.
Find details in subsections 2.3 and 2.4.
These relations comprise all possible combinations of the four variables q, ϕ, i, v. This
means that the aforementioned devices and their time-varying analogs exhaust what may be
called first order circuit theory, within the setting defined by items (a), (b) and (c) on p. 2.
Here the term “order” is used to mean differential order (cf. Section 2) and, accordingly, the
expression “first order circuit” reflects the fact that only the branch currents and voltages i,
v and their first integrals q, ϕ are involved (compare Definitions 1 and 8 in Sections 2 and
3). Certainly, the reader should not misunderstand our use of this expression with that in
elementary circuit theory, referring to a circuit with only one reactive element.
Beyond this framework, higher order devices involve additional variables such as the first
integrals of the charge and the flux (second integrals of the branch current and voltage), to be
denoted by σ and ρ, respectively. With the use of these additional variables we may accom-
modate devices such as charge-controlled memcapacitors and flux-controlled meminductors
[11]. Another extension of the theory is related to the mem-systems introduced by Chua
and Kang [10]. Roughly speaking, the restriction on the form of the differential relations
considered in (a) is no longer assumed in these systems; by contrast, new variables without a
physical meaning in classical circuit-theoretic terms are allowed, providing dynamical states
on which the resistance, capacitance and inductance (or better, the memristance, memca-
pacitance and meminductance) may depend. Higher order devices and mem-systems are
briefly discussed in Section 3: a deeper analysis of them is in the scope of future research.
The use of these types of devices in applications, as well as the numerical simulation of
the dynamics of nonlinear circuits including them, requires some effort also at the circuit
modelling level. We will consider circuit modelling aspects in Section 4. Specifically, we
analyze there the differential-algebraic models arising from the nodal analysis of nonlinear
circuits including all possible types of first order devices. Our goal in this regard will be the
characterization of the index of these models, a notion which defines many key properties
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of differential-algebraic systems [4, 14, 17, 23, 37, 39]. This way we will arrive at a general
index characterization (cf. Theorems 1 and 2 in Section 4) from which the results discussed
in [12, 39, 43, 47, 48] can be derived as particular cases which apply to circuits including only
certain types of devices with differential order one; another particular case of importance
concerns circuits with memcapacitors and meminductors, whose index is so far unexplored
in the literature. We will also extend the notion of a topologically degenerate configuration
to this broader setting.
2 First order devices
Definition 1. A circuit device is said to have differential order one if it is defined by a
C1-characteristic of the form
h(q, ϕ, i, v, t) = 0, (8)
where at least one of the partial derivatives hq, hϕ does not vanish identically.
Note that both hq and hϕ may of course vanish for specific values of the circuit variables.
Definition 1 is supported on the fact that when both hq and hϕ vanish identically, the only
branch variables involved are the current and/or the voltage. This amounts to what may
be called (differential) order zero devices, not involving any dynamics. These are nonlinear
resistors, and voltage and current sources. By a nonlinear resistor we mean any device
relating current and voltage in an algebraic (i.e., non-differential) manner, such as a diode.
The use of the term “order” is worth a digression. This term has different senses in
mathematics, and at least two apply in our context. On the one hand it means the order of
derivation of a system of differential equations; in this sense, Newton’s law yields a second
order system. We will use the expression differential order to mean this. On the other hand,
“order” is also used to mean the number of dynamic variables in a system of differential
equations; the term is often used in this sense in circuit theory, to refer to the number of
state variables associated with a given device. We will describe the latter as the state order
of a device. Throughout the document and when no label is used, by “order” we refer to the
differential order; e.g. a first order device is a device with differential order one.
As detailed in the sequel, the list of devices with differential order one will include
• capacitors, inductors, q-memristors and ϕ-memristors, all of them with state order one;
• voltage-controlled memcapacitors, current-controlled meminductors, and hybrid mem-
ristors, with state order two.
In practice, at least two of the derivatives hq, hϕ, hi, hv do not vanish identically in first order
devices. It is also worth noting that in Definition 1 we implicitly assume the arguments of h
to be one-dimensional; however, allowing q, ϕ, i and v to take vector values, this definition
easily accommodates coupled devices. In this case the non-vanishing requirement on hq
and/or hϕ must be replaced by the non-singularity of the corresponding matrices of partial
derivatives. This remark will apply throughout the paper, often without explicit mention.
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2.1 q- and ϕ-memristors
The electromagnetic relations q′ = i and ϕ′ = v link the pairs of fundamental circuit variables
q − i and ϕ− v. First order devices involving the other combinations of two out of the four
variables q, ϕ, i, v are the capacitor, relating q and v, the inductor, which involves ϕ and i,
and Chua’s memristor, whose characteristic relates q and ϕ.
The complete dynamical description of the first two devices requires including the dif-
ferential relation q′ = i for the capacitor (note that ϕ does not appear in its constitutive
relation), and ϕ′ = v for the inductor (q not being involved). Regarding the memristor,
even though both q and ϕ arise in its characteristic, these variables are linked together and
therefore only one of them introduces a dynamical degree of freedom in the circuit. For this
reason, it will be preferred to get rid of either the flux or the charge by means of a relation
formulated in terms of the other three variables, as detailed below. This way, not only the
capacitor and the inductor but also q- and ϕ-memristors will have state order one.
Definition 2. A q-memristor is a device with differential order one, governed by the relations
q′ = i (9a)
v = η(q, i, t), (9b)
where η is a C1-map for which neither of the derivatives ηq, ηi vanishes identically.
When η is time-invariant and linear in i, we get Chua’s characteristic v =M(q)i, where
M(q) is the memristance [8]. The identity q(t) =
∫ t
−∞
i(τ)dτ shows that this voltage-current
relation keeps track of the device history; for this reason Chua proposed the name memory-
resistor, or memristor for short. In the literature, this device is said to be current-controlled
but also charge-controlled, because of the form of the map ϕ = φ(q) whose time derivative
yields the voltage-current relation v =M(q)i.
For fully nonlinear memristors of the form (9) the incremental memristance is defined
as the derivative ηi(q, i, t) [41]; the device is called strictly locally passive if ηi(q, i, t) > 0
for all (q, i, t) (or if the matrix ηi is positive definite in coupled cases). The requirement
that ηi does not vanish identically distinguishes the device from a nonlinear capacitor. In
turn, the non-vanishing condition on ηq makes this device actually different from a nonlinear,
current-controlled resistor. Note also that the fully nonlinear form (9) makes it possible to
accommodate devices displaying memristive effects but whose characteristic does not arise
as the time derivative of a ϕ-q relation, contrary to Chua’s memristor.
Definition 3. A ϕ-memristor is a device with differential order one, governed by
ϕ′ = v (10a)
i = ζ(ϕ, v, t), (10b)
where ζ is a C1-map such that neither of the derivatives ζϕ, ζv vanishes identically.
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A time-invariant ϕ-memristor for which (10b) is linear in v (hence reading as i = W (ϕ)v)
amounts to Chua’s flux-controlled memristor [8], W (ϕ) being the memductance. In general,
the incremental memductance is the derivative ζv(ϕ, v, t), and the device is said to be strictly
locally passive if this derivative is always positive. Again, the non-vanishing requirements
on ζϕ and ζv make this device different from a voltage-controlled resistor and an inductor,
respectively.
Nonlinear, C1 circuits composed of (current- and voltage-controlled) resistors, voltage and
current sources, capacitors, inductors, and q- and ϕ-memristors display the property that
neither the differential nor the state order of their devices exceed one. Several dynamical
properties of this type of circuits are discussed in [41]. In the next subsections we discuss
the main features of devices with differential order one and state order two.
2.2 Memcapacitors and meminductors
The remaining characteristics involving three out of the four variables q, ϕ, i, v naturally
lead to the voltage-controlled memcapacitors and current-controlled meminductor discussed
below. Both devices will have state order two. We consider fully nonlinear characteristics
for memcapacitors and meminductors; when the maps ω and θ below are time-independent
and linear in v and i, respectively, we will get the circuit elements introduced by Di Ventra
et al. in [11].
Definition 4. A voltage-controlled memcapacitor is a device with differential order one,
defined by
q′ = i (11a)
ϕ′ = v (11b)
q = ω(ϕ, v, t), (11c)
where ω is a C1-map and neither of the derivatives ωϕ, ωv vanishes identically.
When ω is time-invariant and linear in v, (11c) reads as q = Cm(ϕ)v, where Cm is the
memcapacitance [11]. The distinct feature of this device is that the memcapacitance depends
on the state variable ϕ(t) =
∫ t
−∞
v(τ)dτ , so that the relation q(t) = Cm(
∫ t
−∞
v(τ)dτ)v(t)
reflects the device history. Be aware of the circuit-theoretic meaning of this state variable;
when the memcapacitance is allowed to depend on abstract state variables we are led to
the more general setting of memcapacitive systems (see [11] and Section 3 below). It is also
worth mentioning that the relation q = Cm(ϕ)v arises as the derivative of a characteristic
σ = µ(ϕ), where σ is the time integral of q. This yields σ′ = q = µ′(ϕ)ϕ′ = Cm(ϕ)v. Notably,
the device can be described without recourse to the (second order) variable σ (cf. (11)), in
contrast to the charge-controlled memcapacitors discussed in Section 3.
For an arbitrary C1-map ω, the incremental memcapacitance Cm is defined as the deriva-
tive ωv and, in general, depends on (ϕ, v, t). Such a device need not come from a σ − ϕ
relation, and the requirement that neither ωϕ nor ωv vanishes identically makes it actually
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different from a capacitor or a memristor, respectively. An instance of a fully nonlinear
memcapacitor arising in a Josephson junction model can be found in subsection 2.4.
Definition 5. A current-controlled meminductor is a device with differential order one,
governed by
q′ = i (12a)
ϕ′ = v (12b)
ϕ = θ(q, i, t), (12c)
where θ is a C1-map for which neither of the derivatives θq, θi vanishes identically.
Again, when the map θ is linear in i and does not depend on t, we get the characteristic
ϕ = Lm(q)i = Lm(
∫
i(τ)dτ)i considered by Di Ventra et al. in [11]. Such a characteristic can
be obtained as the time derivative of a C1-relation ρ = κ(q), where ρ is the time integral
of ϕ; note however that the description (12) does not involve ρ (compare with the flux-
controlled meminductors in Section 3). Now Lm is the meminductance. In general, the
derivative θi(q, i, t) is the incremental meminductance. The non-vanishing of this derivative
makes the meminductor different from a memristor and, similarly, the assumption that the
partial derivative θq does not vanish identically makes the device different from an inductor.
The appearance of both q and ϕ in the characteristics (11c) and (12c) imply that both
variables must be present in the dynamical description of memcapacitors and meminduc-
tors and, therefore, that these devices have state order two; this is an important difference
with capacitors, inductors and q- and ϕ-memristors, for which one dynamic variable suffices
(together with i and v) to describe the device behavior.
2.3 Hybrid memristors
In light of the characteristics (9b), (10b), (11c) and (12c), from a mathematical point of
view it is somehow natural to complete the picture by considering a relation which involves
all four variables q, ϕ, i and v. We present below two different settings (dual to each other)
in which these four variables might actually arise.
These (so-called hybrid) memristors may account for physical devices in which memory
effects of different nature coexist. The simultaneous appearance of memristive, memcapaci-
tive and/or meminductive phenomena has been discussed by different authors. For instance,
the coexistence of memristive and memcapacitive effects has been reported to follow from the
formation of local dipoles in nanoscale resistors [11], and may also arise in metal-insulator-
metal thin films having thickness between the nanometer and the micrometer scales [29].
Capacitive and memristive effects coexist with the nonlinear inductive nature of a Joseph-
son junction in accurate models of this device [21]. From a modelling point of view, hybrid
memristors also allow for simplified descriptions of combinations of more basic devices. Find
examples in subsection 2.4 below.
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Definition 6. A current-controlled hybrid memristor is a device with differential order one,
defined by the relations
q′ = i (13a)
ϕ′ = v (13b)
v = ψ(q, ϕ, i, t), (13c)
where ψ is a C1-map and none of the derivatives ψq, ψϕ, ψi vanishes identically.
The terminology is motivated by the fact that, in cases in which (13c) is time-independent
and linear in i, this relation takes the form v = Mh(q, ϕ)i, providing an analog of Chua’s
memristor in which the so-called hybrid memristance Mh(q, ϕ) now depends on both the
charge and the flux; both variables introduce memory effects on the device, because of
the relations q(t) =
∫ t
−∞
i(τ)dτ , ϕ(t) =
∫ t
−∞
v(τ)dτ . In general, the incremental hybrid
memristance is defined as the derivative ψi, and may depend not only on q and ϕ but also
on the current i and on t. The hybrid memristor is said to be strictly locally passive when
the incremental hybrid memristance is positive (or positive definite in coupled cases).
Definition 7. A voltage-controlled hybrid memristor is a device with differential order one,
governed by
q′ = i (14a)
ϕ′ = v (14b)
i = ξ(q, ϕ, v, t), (14c)
where ξ is a C1-map for which none of the derivatives ξq, ξϕ, ξv vanishes identically.
Cases in which ξ is linear in v and time-invariant yield i = Wh(q, ϕ)v, where Wh is now
the hybrid memductance. In this situation, when Wh is non-singular for all values of q, ϕ,
then obviously the device can be recast in a current-controlled form and vice-versa. Again,
in general the incremental hybrid memductance is defined by the derivative ξv(q, ϕ, v, t)
and, as before, the device is said to be strictly locally passive when the incremental hybrid
memductance is positive (or positive definite).
The non-vanishing requirements on the derivatives within the characteristics (13c), (14c)
distinguish these devices from the q- and ϕ-memristors, memcapacitors and meminductors
discussed above. Actually, the non-vanishing of these derivatives implies that, at least locally,
both the charge and the flux can be written in terms of the remaining circuit variables.
Focusing the attention on the current-controlled case, the fact that ψq 6= 0 makes it possible
to recast (13c), via the implicit function theorem, as
q = α(ϕ, i, v, t), (15)
and the device exhibits a (generalized) memcapacitance
αv(ϕ, i, v, t) = ψ
−1
q (α(ϕ, i, v, t), ϕ, i, t).
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Similarly, the non-zero nature of the partial derivative ψϕ yields
ϕ = β(q, i, v, t), (16)
for some locally defined map β, the (generalized) meminductance being
βi(q, i, v, t) = −ψ
−1
ϕ (q, β(q, i, v, t), i, t)ψi(q, β(q, i, v, t), i, t),
as a consequence of the implicit function theorem. Similar remarks apply to voltage-
controlled hybrid memristors.
Noteworthy, removing the non-vanishing requirements on the derivatives, the relations
(13c), (14c), (15) and (16) account for the characteristics of all previous devices. From a
dynamic point of view, a remarkable difference between hybrid memristors and both q- and
ϕ-memristors is that hybrid ones have state order two, since both the charge and the flux are
needed in the device description. This implies, for instance, that the dynamics of a circuit
with one hybrid memristor and without reactive elements lies on the plane. The actual
dynamical properties of circuits with hybrid memristors are in the scope of future research.
2.4 Examples
Example 1. Our first example attempts to illustrate how the use of fully nonlinear char-
acteristics allows for simplified device descriptions. Specifically, we will provide an accurate
description of a Josephson junction by means of a fully nonlinear memcapacitor, which
accounts for all parasitic effects, connected in parallel to a nonlinear inductor (cf. Figure 1).
LW G C LCm
Figure 1: (a) Josephson junction. (b) Equivalent circuit with a fully nonlinear memcapacitor.
As detailed in [21], realistic models of a Josephson junction should take into not only the
usual nonlinear inductive relation il = I0 sin(k0ϕl) for certain physical constants I0, k0 (see
e.g. [9]), but also the presence of memristive, resistive and capacitive effects; an accurate
equivalent circuit of the Josephson junction is defined by the parallel connection of these
four elements (cf. [21]), as depicted in Figure 1(a).
The device on the left of Figure 1(a) is a ϕ-memristor of Chua type, which as reported
in [21] captures the presence of a small current component given by
iw = I1 cos(k1ϕw)v,
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for certain constants I1, k1; here v is the port voltage.
A linear resistor and a linear capacitor in parallel are also present in the description
provided in [21], being denoted by G, C, respectively, in Figure 1(a). These elements are
defined by the relations ig = Gv and qc = Cv.
Now, the parallel connection of the memristor and the resistor is obviously governed
by the current-voltage relation iwg = I1 cos(k1ϕw)v + Gv or, equivalently, by a charge-flux
characteristic of the form
qwg = (I1/k1) sin(k1ϕw) +Gϕw, (17)
where we use the fact that the memristor flux is the time-integral of the port voltage v.
The expression depicted in (17) shows that the parallel connection of the memristor and the
resistor is itself a ϕ-memristor.
In turn, the parallel connection of the original memristor, the resistor and the capacitor
can be described as a single device by setting q = qwg + qc, ϕ = ϕw. Indeed, denoting by i
the sum of the currents through the memristor, the resistor and the capacitor, we get
q′ = i (18a)
ϕ′ = v (18b)
q = (I1/k1) sin(k1ϕ) +Gϕ+ Cv. (18c)
This corresponds to a time-invariant, voltage-controlled memcapacitor for which the con-
stitutive relation q = ω(ϕ, v) in (11c) takes the specific form depicted in (18c). The corre-
sponding equivalent circuit for the Josephson junction is displayed in Figure 1(b).
Example 2. Suppose that the resistor within the Josephson junction model depicted in
Figure 1(a) exhibits a memristive effect which makes the conductance G depend on q. As
detailed in what follows, the resulting parallel connection of a flux-controlled and a charge-
controlled memristor would yield a simple instance of a hybrid memristor.
In broader generality, consider both the series and the parallel connection of a charge-
controlled and a flux-controlled memristor of Chua type, as displayed in Figure 2. The
charge-controlled memristor and the flux-controlled one are painted in green and yellow,
respectively. As before, the goal is to provide a dynamical description of each connection as
a two-terminal device in terms of a single set of variables q, ϕ, i, v.
In both cases, the subscripts 1 and 2 will correspond to variables associated with the
charge- and the flux-controlled memristor, respectively. The charge-controlled memristor is
assumed to be governed by a relation of the form ϕ1 = φ(q1), with memristance M(q1), and
the flux-controlled one is defined by q2 = γ(ϕ2), with memductance W (ϕ2). Within Figure
2(a) (resp. 2(b)), the memductance W (ϕ2) (resp. the memristance M(q1)) is assumed not
to vanish.
In the series connection of Figure 2(a), elementary circuit theory yields i = i1 = i2,
v = v1+v2. In order to arrive at a dynamical description in terms of i, v and single variables
q, ϕ, we set q = q1 and ϕ = ϕ1 + ϕ2. Obviously, this yields the relations q
′ = i and ϕ′ = v
11
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Figure 2: Examples of (a) a current-controlled and (b) a voltage-controlled hybrid memristor.
but, more important, allows for the description of the voltage-current relation in the form
v = M(q1)i+ (W (ϕ2))
−1i = [M(q) + (W (ϕ− ϕ1))
−1]i = [M(q) + (W (ϕ− φ(q1)))
−1]i =
= [M(q) + (W (ϕ− φ(q)))−1]i.
This corresponds to a current-controlled hybrid memristor for which the characteristic is
linear in i, the hybrid memristance being
Mh(q, ϕ) =M(q) + (W (ϕ− φ(q)))
−1.
The physical meaning of the variable q is worth some additional remarks. Because of the
identities q′1 = i1 = i2 = q
′
2, the charges q1 and q2 differ in a constant which would be fixed
by the initial conditions in Chua’s memristors. In turn, q is defined up to a constant, and
therefore can be understood to describe any of both charges except for a fixed quantity.
Mathematically, setting q = q1 + k for any real constant k, we would get a dynamical
description of the device which, except for an affine change of coordinates, amounts to the
one above; the description above assumes k = 0 so that q actually equals the charge q1.
It is also worth noting that if M(q) + (W (ϕ − φ(q)))−1 does not vanish for all values
of q, ϕ, the device also admits a voltage-controlled description. This would be the case, in
particular, if the original Chua memristors are strictly locally passive (i.e. if M > 0, W > 0
everywhere); in this case the hybrid memristor would itself be strictly locally passive since
Mh would be strictly positive.
Setting q = q1 + q2, ϕ = ϕ2, the reader can proceed analogously in order to describe
the parallel configuration of Figure 2(b) as a voltage-controlled hybrid memristor, with a
characteristic linear in v and hybrid memductance
Wh(q, ϕ) = (M(q − γ(ϕ)))
−1 +W (ϕ).
These examples show that, even in simple cases, these devices pose interesting problems
from the modelling point of view. Needless to say, the scope of hybrid memristors goes
however beyond this type of examples. The definition of this circuit element is aimed at
modelling devices which are not reducible to a simple connection of q- and ϕ-memristors,
and which may capture the coexistence of different memory effects. In such devices the char-
acteristics need not be linear in i and v, and the charge and the flux within the (incremental)
memristance or memductance might interact in more intricate ways.
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3 Higher order devices and mem-systems
The devices discussed in Section 2 virtually fill the scope of circuit theory within the limits
defined by the use of the variables q, ϕ, i, v and under the restrictions stated in items
(a), (b) and (c) on p. 2. The frontier of nonlinear circuit theory in this setting is defined
by hybrid memristors, which involve all four fundamental circuit variables. However, other
devices recently introduced are located beyond these limits: on the one hand, certain circuit
elements involve not only those four variables but also the time-integrals σ, ρ of the charge
and the flux, respectively; these include charge-controlled memcapacitors and flux-controlled
meminductors [11], but also devices directly relating σ and ρ, as proposed in [3]; all of them
would have differential order two. On the other hand, allowing for new state variables,
without the restriction imposed by (a), leads to the so-called mem-systems, which in general
cannot be accommodated in the framework of Section 2. In this Section we briefly discuss
some modelling aspect of these devices, leaving a deeper analysis for future research.
3.1 Second order devices
Definition 8. A circuit device is said to have differential order two if it is defined by a
C1-characteristic of the form
h(σ, ρ, q, ϕ, i, v, t) = 0, (19)
where at least one of the partial derivatives hσ, hρ does not vanish identically.
The non-vanishing of hσ and/or hρ implies that at least one of the differential relations
σ′ = q (and in turn q′ = i) or ρ′ = ϕ (together with ϕ′ = v) must be included in the
dynamical description of the device. The differential order two nature of them stems from
the identities σ′′ = i and ρ′′ = v. Akin to differential order one devices, in practice at least
two of the derivatives hσ, hρ, hq, hϕ, hi, hv will not vanish identically.
Definition 9. A charge-controlled memcapacitor is a device with differential order two,
defined by the relations
σ′ = q (20a)
q′ = i (20b)
v = ν(σ, q, t), (20c)
where ν is a C1-map for which neither of the derivatives νσ, νq vanishes identically.
Definition 10. A flux-controlled meminductor is a device with differential order two, gov-
erned by
ρ′ = ϕ (21a)
ϕ′ = v (21b)
i = χ(ρ, ϕ, t) (21c)
where χ is a C1-map such that neither of the derivatives χρ, χϕ vanishes identically.
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From the descriptions (20) and (21) it follows that charge-controlled memcapacitors and
flux-controlled meminductors have state order two; note that neither ρ nor ϕ (resp. σ, q)
arise in the characteristic (20c) (resp. (21c)).
In particular, when ν and χ are time-invariant and linear in q and ϕ, respectively, one
gets the devices introduced by Di Ventra et al. in [11], for which the characteristics (20c)
and (21c) read as
v = Em(σ)q (22)
and
i = Rm(ρ)ϕ. (23)
Here Em and Rm are the inverse memcapacitance and the inverse meminductance, which
introduce memory effects in the circuit because of their dependence on σ and ρ, respectively.
Noteworthy, the relations (22) and (23) arise as the differentiated form of certain map-
pings ϕ = γ(σ) and q = δ(ρ), via the relations σ′ = q, ρ′ = ϕ. In a natural way this
leads to other second order devices, such as those relating σ and ρ (cf. [3]). The analysis of
the dynamics of nonlinear circuits including these or other higher order devices is an open
problem, beyond the scope of the present paper.
3.2 Mem-systems
Mem-systems, originally introduced by Chua and Kang in [10], are characterized by the
removal of the classical electrical meaning of the state variable which introduces memory
into the different devices. This means that new variables arise in the model, and that the
specific form of the differential relations within item (a) on p. 2 is no longer assumed. For the
sake of brevity, we restrict the discussion to the mem-systems which generalize the devices
considered in Definitions 2, 3, 4 and 5, using again fully nonlinear characteristics.
Memristive systems are defined either by a system of the form
x′ = f(x, i) (24a)
v = η˜(x, i, t), (24b)
or by
y′ = g(y, v) (25a)
i = ζ˜(y, v, t). (25b)
The distinct feature with respect to q- and ϕ-memristors is that now the memristance and
the memductance depend on arbitrary state variables x, y, respectively, which do not even
need to be one-dimensional; making x ≡ q, f(q, i) = i and y ≡ ϕ, g(ϕ, v) = v we get the q-
and ϕ-memristors introduced in Definitions 2 and 3. Systems in which the characteristics
(24b) and (25b) amount to v =M(x, i)i and i =W (y, v)v, respectively, describe the settings
originally discussed by Chua and Kang in [10].
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Analogously, a memcapacitive system is governed by the system
q′ = i (26a)
z′ = h(z, v) (26b)
q = ω˜(z, v, t), (26c)
whereas the equations defining a meminductive system are
u′ = p(u, i) (27a)
ϕ′ = v (27b)
ϕ = θ˜(u, i, t). (27c)
Again, with ω˜(z, v) = Cm(z)v, θ˜(u, i) = Lm(u)i we get the systems analyzed by Di Ventra
et al. in [11].
Mem-systems have many potential applications, not only in electronics; see e.g. [33, 36]
and references therein. These systems are likely to define an active field of research in the
near future.
4 Nodal analysis of first order circuits
From a computational point of view, models of the form (1) offer some difficulties for nu-
merical simulation. This is due to the fact that an automatic computation of the loop and
cutset matrices B, D is difficult to perform in practice, specially in high scale integration
circuits. For this reason, it is often preferred to introduce the node potentials e in the model,
and describe the circuit equations using nodal analysis. This is the case in most circuit
simulation problems, notably in SPICE and its commercial variants, which set up the circuit
equations using Modified Nodal Analysis (MNA); cf. [12, 15, 16, 38, 39, 46, 47, 48].
As detailed below, the models arising from nodal analysis naturally take the form of a
differential-algebraic equation (DAE) [4, 14, 23, 37, 39]. The main problem in the analysis
of such differential-algebraic models is the characterization of the index, a concept which,
roughly speaking, extends the notion of the Kronecker-Weierstrass index of a matrix pencil
[13] and measures the numerical difficulties faced in simulation [4, 17]. Index one and index
two systems require specific numerical techniques, and because of this it is important to
characterize the circuit configurations which lead to models with these indices. Therefore,
we undertake in this Section the index analysis of nodal models of general first order circuits,
using the tractability index framework [14, 24, 25, 48] and extending the results discussed
in [12, 39, 43, 47] to circuits with (voltage-controlled) memcapacitors, (current-controlled)
meminductors, and hybrid memristors. Nonlinear circuits with Chua’s memristors, memca-
pacitors and meminductors define a particular case of great interest in current applications
[19, 20, 22, 32, 33, 34, 35, 36].
Also from an analytical point of view it is important to characterize index one circuit
configurations. In index one systems, all the dynamic variables of the different devices con-
tribute to the state dimension of the problem; more precisely, in index one cases the state
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dimension (also called the order of complexity) of a first order circuit equals the sum of the
state orders of the devices with differential order one. By contrast, in higher index problems
which arise from so-called topologically degenerate configurations the feasible values for these
dynamic variables are restricted by algebraic (non-differential) constraints. In a classical
setting the topologically degenerate configurations are VC-loops (loops just defined by ca-
pacitors and –possibly– voltage sources) and IL-cutsets (cutsets just including inductors and
–possibly– current sources); note that V-loops and I-cutset are excluded in well-posed prob-
lems. As a byproduct of our analysis we introduce the notion of a topologically degenerate
configuration for circuits including memcapacitors and meminductors.
4.1 The nodal model
Assuming a time-invariant setting for simplicity, the nodal model of a general first order
circuit reads as
q′c = ic (28a)
q′mc = imc (28b)
ϕ′l = A
T
l e (28c)
ϕ′ml = A
T
mle (28d)
q′m = im (28e)
q′ml = iml (28f)
q′hm = ihm (28g)
q′hw = ihw (28h)
ϕ′w = A
T
we (28i)
ϕ′mc = A
T
mce (28j)
ϕ′hm = A
T
hme (28k)
ϕ′hw = A
T
hwe (28l)
0 = Acic + Amcimc + Auiu + Alil + Amliml + Agγg(A
T
g e) + Awζ(ϕw, A
T
we) +
+Arir + Amim + Ahmihm + Ahwihw + Ajis(t) (28m)
0 = qc − γc(A
T
c e) (28n)
0 = qmc − ω(ϕmc, A
T
mce) (28o)
0 = vs(t)− A
T
u e (28p)
0 = ϕl − γl(il) (28q)
0 = ϕml − θ(qml, iml) (28r)
0 = γr(ir)−A
T
r e (28s)
0 = η(qm, im)− A
T
me (28t)
0 = ψ(qhm, ϕhm, ihm)− A
T
hme (28u)
0 = ihw − ξ(qhw, ϕhw, A
T
hwe). (28v)
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The two distinct features of nodal models are the use of node potentials e and the description
of Kirchhoff laws as Ai = 0, v = AT e, in terms of the reduced incidence matrix A. Provided
that the circuit is connected and that a reference node has been chosen, this matrix is defined
as A = (aij) with
aij =


1 if branch j leaves node i
−1 if branch j enters node i
0 if branch j is not incident with node i,
for all nodes except for the reference one. In (28) this matrix is partitioned by columns
according to the electrical nature of the corresponding branches.
Several additional remarks are in order. The size of the model (28) owes to its very
general nature, which accommodates a great variety of devices, namely, capacitors, induc-
tors, current-controlled and voltage-controlled resistors, q-memristors, ϕ-memristors, mem-
capacitors, meminductors, current-controlled and voltage-controlled hybrid memristors, and
voltage and current sources. The subscripts corresponding to these devices are c, l, r, g, m,
w, mc, ml, hm, hw, u and j, respectively. For the sake of simplicity capacitors and inductors
are assumed to be voltage- and current-controlled, respectively (cf. the maps γc and γl in
(28n) and (28q)), and we eliminate the branch currents ig, iw of voltage-controlled resistors
and ϕ-memristors by means of the maps γg and ζ , respectively. The map γr in (28s) defines
the characteristic of current-controlled resistors, whereas is(t) and vs(t) are the excitations
in the current and voltage sources, respectively. The maps η, ω, θ, ψ, ξ are those arising in
the characteristics (9b), (11c), (12c), (13c) and (14c), except for the fact that they account
for the whole sets of q-memristors, memcapacitors, meminductors and hybrid memristors,
and hence need not be scalar; the same holds, of course, for ϕ-memristors and the map ζ .
For later use, denote by R, G, C, L, M , W , Cm, Lm, Mh and Wh the incremental
resistance, conductance, capacitance, inductance, memristance, memductance, memcapaci-
tance, meminductance, hybrid memristance and hybrid memductance matrices, defined by
the derivatives γ′r, γ
′
g, γ
′
c, γ
′
l, ηim , ζvw , ωvmc , θiml , ψihm , ξvhw , respectively. These matrices need
not be diagonal, meaning that full coupling is allowed within each of these sets of devices.
4.2 Topologically nondegenerate configurations and index one models
Semiexplicit differential-algebraic equations are defined by a system of the form
x′ = f(x, y, t) (29a)
0 = g(x, y, t), (29b)
where x ∈ Rr denotes the differential or dynamic variables, y ∈ Rp stands for the algebraic
ones, f ∈ C1(Rr+p+1, Rr), and g ∈ C1(Rr+p+1, Rp). The DAE (29) is said to be index one
around a given (x∗, y∗, t∗) satisfying (29b) if the matrix of partial derivatives gy(x
∗, y∗, t∗) is
invertible. Often, this non-singularity requirement holds everywhere. This definition applies
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in the context of the geometric, differentiation and tractability indices, and for both analyt-
ical and numerical purposes it is important to characterize index one systems in practice;
detailed discussions about the different index notions can be found in [4, 14, 17, 23, 37, 39].
The nodal model (28) has a semiexplicit form, the set of dynamic variables being
qc, qmc, ϕl, ϕml, qm, qml, qhm, qhw, ϕw, ϕmc, ϕhm, ϕhw, (30)
whereas the algebraic ones are
e, ic, imc, iu, il, iml, ir, im, ihm, ihw. (31)
We address below the characterization of index one configurations for (28), under the as-
sumption that certain circuit matrices are positive definite; recall that a given matrix K
is positive definite if uTKu > 0 for any non-vanishing real vector u, and that this notion
expresses mathematically a strict passivity requirement on the corresponding devices. The
proof proceeds by showing how the non-singularity of the matrix defining index one con-
figurations can be reduced to a form already analyzed in the context of nonlinear circuits
without memristive devices in [39]. The result stated in Theorem 1 actually motivates the
following definition.
Definition 11. A first order circuit is said to be topologically nondegenerate if it does not
display either loops defined by voltage sources, capacitors and/or memcapacitors, or cutsets
composed of current sources, inductors and/or meminductors.
This extends a well-known notion for RLC circuits, for which topologically nondegener-
ate configurations preclude loops defined by voltage sources and/or capacitors, and cutsets
composed of current sources and/or inductors. Stemming from the work of Bashkow [1] in
the classical RLC setting, this provides a way to formulate a state space model of the circuit
dynamics by means on the notion of a proper tree. Note that in our present setting neither
q- or ϕ-memristors, nor hybrid ones, introduce topological degeneracies.
Theorem 1. Assume that the capacitance C, the memcapacitance Cm, the inductance L and
the meminductance Lm are non-singular matrices, and that the resistance R, the conductance
G, the memristances M , Mh and the memductances W , Wh are positive definite.
Then the model (28) is index one if and only if the circuit is topologically nondegenerate.
Proof. The matrix of partial derivatives of the right-hand side of (28) w.r.t. all variables
but time, to be denoted by F , has the form
F =
(
0 F12
F21 F22
)
, (32)
where the block F22 stands for the partial derivatives of the restrictions (28m)–(28v) with
respect to the algebraic variables (31). The non-singularity of F22 characterizes index one
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configurations, and this matrix reads as
F22 =


AgGA
T
g + AwWA
T
w Ac Amc Au Al Aml Ar Am Ahm Ahw
−CATc 0 0 0 0 0 0 0 0 0
−CmA
T
mc 0 0 0 0 0 0 0 0 0
−ATu 0 0 0 0 0 0 0 0 0
0 0 0 0 −L 0 0 0 0 0
0 0 0 0 0 −Lm 0 0 0 0
−ATr 0 0 0 0 0 R 0 0 0
−ATm 0 0 0 0 0 0 M 0 0
−AThm 0 0 0 0 0 0 0 Mh 0
−WhA
T
hw 0 0 0 0 0 0 0 0 Ihw


,
the block Ihw being an identity matrix whose size is defined by the number of voltage-
controlled hybrid memristors. The non-singularity of C, Cm, L, Lm obviously reduces the
problem to the characterization of the non-singularity of

AgGA
T
g + AwWA
T
w Ac Amc Au Ar Am Ahm Ahw
−ATc 0 0 0 0 0 0 0
−ATmc 0 0 0 0 0 0 0
−ATu 0 0 0 0 0 0 0
−ATr 0 0 0 R 0 0 0
−ATm 0 0 0 0 M 0 0
−AThm 0 0 0 0 0 Mh 0
−WhA
T
hw 0 0 0 0 0 0 Ihw


and, by means of a Schur reduction [18, 39], the non-singularity of this matrix amounts to
that of

AgGA
T
g +AwWA
T
w+ArR
−1ATr +AmM
−1ATm+AhmM
−1
h
AThm+AhwWhA
T
hw Ac Amc Au
−ATc 0 0 0
−ATmc 0 0 0
−ATu 0 0 0

.
This matrix has the structure arising in [39, Theorem 5.1(1)] (cf. eq. (5.43) there); from this
result it follows that, in the present setting, the non-singularity of this matrix relies on the
absence of loops composed of voltage sources, capacitors and/or memcapacitors and cutsets
defined by current sources, inductors and/or meminductors, as we aimed to show.
✷
4.3 Topological degeneracies: Index two
In presence of the topologically degenerate configurations discussed above (i.e. loops defined
by voltage sources, capacitors and/or memcapacitors, or cutsets composed of current sources,
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inductors and/or meminductors), the index one condition for the nodal system (28) fails.
In this situation, for both analytical and numerical purposes it is important to characterize
whether the model is index two or not. The index two notion for a DAE is more intricate than
the index one concept introduced above. Again, the reader is referred to [4, 14, 17, 23, 37, 39]
for different approaches to the index notion.
In particular, the tractability index notion, together with the projector-based framework
supported on it [14, 24, 25, 26, 39, 42, 48], has been proved to be a valuable tool in circuit
simulation [12, 15, 16, 27, 39, 47, 48]. In order to introduce this notion, we look at (28) as
a semilinear problem of the form
Ez′ = f(z, t), (33)
where E is a block-diagonal matrix block-diag{I, 0}, and z joins together the variables
denoted by x and y in (29). Consider the matrix pencil λE − F [13], F being the matrix
of partial derivatives fz. As detailed in the references above, the pencil is said to have
tractability index one if E1 = E − FQ is a non-singular matrix. In turn, if E1 is singular,
we let Q1 be any projector onto kerE1, and the pencil is said to have tractability index two
if E2 = E1 − F1Q1 is non-singular, where F1 = F (I −Q).
Iteratively, this approach provides a general index notion which can be shown to equal
the Kronecker-Weierstrass (or nilpotency) index of the pencil, being well-suited for compu-
tational purposes. Moreover, this concept can be extended to nonlinear and/or time-varying
settings under suitable assumptions on the system operators; restricting the attention to
DAEs of the form (33) in an index two context, these assumptions amount to requiring that
Q1 be a continuous projector onto the kernel of E1(z). Supported on these ideas, we show
below that the nodal model (28) is indeed index two in the presence of degenerate config-
urations, under additional passivity requirements. Note that in the index two context the
normal tree method of Bryant [5, 6] applies in order to derive a state space equation.
Theorem 2. Assume that the capacitance C, the memcapacitance Cm, the inductance L,
the meminductance Lm, the resistance R, the conductance G, the memristances M , Mh and
the memductances W , Wh are positive definite.
Then the nodal model (28) has tractability index two in the presence of topologically
degenerate configurations.
Proof. As indicated above, the model (28) has the form depicted in (33) with E =block-
diag{I, 0} and F being the matrix or partial derivatives displayed in (32). Letting Q be a
projector onto the kernel of E with the structure block-diag{0, I}, we arrive at
E1 =
(
I −F12
0 −F22
)
.
Note, incidentally, that this makes it clear why the index one condition arising in Theorem 1
relies on the non-singularity of F22. As indicated in the proof of Theorem 1, the presence of
loops defined by voltage sources, capacitors and/or memcapacitors, and/or cutsets composed
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of current sources, inductors and/or meminductors makes F22 (and hence E1) a singular
matrix.
In order to construct a projector Q1 onto kerE1, we need to detail the structure of F12
and F21 in (32). These blocks are defined by the derivatives of (28a)–(28l) w.r.t. the algebraic
variables (31) and the derivatives of the restrictions (28m)–(28v) w.r.t. the dynamic variables
(30), respectively, and they read as
F12 =


0 Ic 0 0 0 0 0 0 0 0
0 0 Imc 0 0 0 0 0 0 0
ATl 0 0 0 0 0 0 0 0 0
ATml 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 Im 0 0
0 0 0 0 0 Iml 0 0 0 0
0 0 0 0 0 0 0 0 Ihm 0
0 0 0 0 0 0 0 0 0 Ihw
ATw 0 0 0 0 0 0 0 0 0
ATmc 0 0 0 0 0 0 0 0 0
AThm 0 0 0 0 0 0 0 0 0
AThw 0 0 0 0 0 0 0 0 0


and
F21 =


0 0 0 0 0 0 0 0 K0 0 0 0
Ic 0 0 0 0 0 0 0 0 0 0 0
0 Imc 0 0 0 0 0 0 0 K1 0 0
0 0 0 0 0 0 0 0 0 0 0 0
0 0 Il 0 0 0 0 0 0 0 0 0
0 0 0 Iml 0 K2 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 K3 0 0 0 0 0 0 0
0 0 0 0 0 0 K4 0 0 0 K5 0
0 0 0 0 0 0 0 K6 0 0 0 K7


with K0 = Aw∂ζ/∂ϕw, K1 = −∂ω/∂ϕmc, K2 = −∂θ/∂qml, K3 = ∂η/∂qm, K4 = ∂ψ/∂qhm,
K5 = ∂ψ/∂ϕhm, K6 = −∂ξ/∂qhw, K7 = −∂ξ/∂ϕhw.
Now, the projector Q1 may be chosen to have the structure
Q1 =
(
0 Qa
0 Qb
)
,
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where Qa and Qb are

0 Qˆ11 Qˆ12 Qˆ13 0 0 0 0 0 0
0 Qˆ21 Qˆ22 Qˆ23 0 0 0 0 0 0
ATl Q¯ 0 0 0 0 0 0 0 0 0
ATmlQ¯ 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0


,


Q¯ 0 0 0 0 0 0 0 0 0
0 Qˆ11 Qˆ12 Qˆ13 0 0 0 0 0 0
0 Qˆ21 Qˆ22 Qˆ23 0 0 0 0 0 0
0 Qˆ31 Qˆ32 Qˆ33 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0


.
Here Q¯ is a projector onto ker (Ac Amc Au Ag Aw Ar Am Ahm Ahw)
T , being non-trivial in
the presence of cutsets defined by inductors, meminductors and/or current sources, whereas
Qˆ =

 Qˆ11 Qˆ12 Qˆ13Qˆ21 Qˆ22 Qˆ23
Qˆ31 Qˆ32 Qˆ33


is a projector onto ker (Ac Amc Au), which does not vanish in the presence of loops composed
of capacitors, memcapacitors and/or voltage sources.
Additionally, the matrix F1 = F (I −Q) has the expression(
0 0
F21 0
)
.
This gives E2 = E1 − F1Q1 the form
E2 =
(
I −F12
0 −F22 − F21Qa
)
and, except for the − sign, the lower-right block (which characterizes the non-singularity of
E2) reads
F22 + F21Qa =


AgGA
T
g + AwWA
T
w Ac Amc Au Al Aml Ar Am Ahm Ahw
−CATc Qˆ11 Qˆ12 Qˆ13 0 0 0 0 0 0
−CmA
T
mc Qˆ21 Qˆ22 Qˆ23 0 0 0 0 0 0
−ATu 0 0 0 0 0 0 0 0 0
ATl Q¯ 0 0 0 −L 0 0 0 0 0
ATmlQ¯ 0 0 0 0 −Lm 0 0 0 0
−ATr 0 0 0 0 0 R 0 0 0
−ATm 0 0 0 0 0 0 M 0 0
−AThm 0 0 0 0 0 0 0 Mh 0
−WhA
T
hw 0 0 0 0 0 0 0 0 Ihw


.
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Now, by means of a Schur reduction the non-singularity of this matrix is easily proved
equivalent to that of 
 A1M1AT1 + A2M2AT2 Q¯ A3 A4−M3AT3 Q˜ Qˇ
−AT4 0 0


with A1 = (Ag Aw Ar Am Ahm Ahw), M1 = block-diag(G,W,R
−1,M−1,M−1
h
,Wh), A2 =
(Al Aml), M2 = block-diag(L
−1, L−1m ), A3 = (Ac Amc), M3 = block-diag(C,Cm), A4 = Au,
and
Q˜ =
(
Qˆ11 Qˆ12
Qˆ21 Qˆ22
)
, Qˇ =
(
Qˆ13
Qˆ23
)
.
The form of this matrix amounts to that arising in the index-two analysis of Augmented
Nodal Analysis models of nonlinear circuits without memristive devices, which is proved
in [39, Theorem 5.1(2)] to be non-singular provided that M1, M2, M3 are positive definite.
In this case, the definiteness of these matrices follows from the assumption that the circuit
matrices are positive definite and the proof is complete.
✷
In problems without memristive devices, Theorems 1 and 2 particularize to the results ob-
tained in [12, 39, 47]. Our results also extend the characterization derived in [43] for cases
including Chua’s memristors. The scope of the general index characterization here presented
covers all types of devices with differential order one, and therefore applies also to circuits
with q- and ϕ-memristors, voltage-controlled memcapacitors, current-controlled meminduc-
tors, and hybrid memristors. These results should be useful in future analytical or numerical
studies of general first order circuits.
5 Concluding remarks
We have presented in this paper a comprehensive taxonomy of a variety of devices which
have arisen in nonlinear circuit theory in the last few years. This taxonomy is organized
around the notions of the differential and the state order of a device. An exhaustive list of
possibly nonlinear devices with differential order one has been discussed: besides capacitors
and inductors, these include q- and ϕ-memristors, memcapacitors, meminductors, and also
the hybrid memristors here introduced. Hybrid memristors display a characteristic relating
all four fundamental circuit variables, and account for devices in which memory effects of
resistive, capacitive and inductive nature coexist. All these devices are discussed using fully
nonlinear characteristics, and particularize to Chua’s memristors and to the memcapacitors
and meminductors of Di Ventra et al., respectively, when the corresponding constitutive
relations are linear in certain variables. A detailed analysis of the differential-algebraic
index of circuits including all possible types of first order devices is also included.
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Many aspects remain open and define lines for future investigation. These include nu-
merical issues, modelling aspects involving e.g. branch-oriented systems and hybrid analysis,
or dynamical properties related to the nature of these circuits’ operating points, their stabil-
ity, bifurcations, as well as the eventual existence and characterization of periodic solutions,
oscillations or chaotic effects. Higher order devices and mem-systems are also in the scope
of future research.
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